A New Low-Costing QC-LDPC Decoder for FPGA
نویسندگان
چکیده
Based on the Generalized Distributive Law and the features of FPGAs, this paper proposes a new strategy for implementation of Low-Costing QC-LDPC Decoder on FPGA platform. We get this new strategy from the Generalized Distributive Law, which is proposed to describe the belief propagation on graphs. And using this new strategy a low-costing (2560, 1024) LDPC decoder is implemented on a Xilinx Virtex-4 FPGA. Results show that this new strategy can make good use of the performance of LDPC codes, even though it needs less resource.
منابع مشابه
Strategies for High-Throughput FPGA-based QC-LDPC Decoder Architecture
We propose without loss of generality strategies to achieve a high-throughput FPGA-based architecture for a QCLDPC code based on a circulant-1 identity matrix construction. We present a novel representation of the parity-check matrix (PCM) providing a multi-fold throughput gain. Splitting of the node processing algorithm enables us to achieve pipelining of blocks and hence layers. By partitioni...
متن کاملHigh-throughput Fpga Qc-ldpc Decoder Architecture for 5g Wireless
OF THE THESIS High-Throughput FPGA QC-LDPC Decoder Architecture for 5G Wireless by Swapnil Mhaske Thesis Director: Professor Predrag Spasojevic Wireless data traffic is expected to increase by a 1000 fold by the year 2020 with more than 50 billion devices connected to these wireless networks with peak data rates upto 10 Gb/s . The next generation of wireless cellular technology (being collectiv...
متن کاملA 2.48Gb/s QC-LDPC Decoder Implementation on the NI USRP-2953R
The increasing data rates expected to be of the order of Gb/s for future wireless systems directly impact the throughput requirements of the modulation and coding subsystems of the physical layer. In an effort to design a suitable channel coding solution for 5G wireless systems, in this brief we present a massively-parallel 2.48Gb/s Quasi-Cyclic LowDensity Parity-Check (QC-LDPC) decoder impleme...
متن کاملLow Power IEEE 802.11n LDPC Decoder Hardware
In this paper, we present a low power hybrid low-density-parity-check (LDPC) decoder hardware implementing layered min-sum decoding algorithm for IEEE 802.11n Wireless LAN Standard. The LDPC decoder hardware, which has 27 check node datapaths and 24x162 variable node memory, is implemented in Verilog HDL and verified to work correctly in a Xilinx Virtex II FPGA. For 648 block length and 1/2 cod...
متن کاملDesign of LDPC Decoder Using FPGA: Review of Flexibility
Low Density Parity Check (LDPC) codes have become very popular now-a-days because of their shannon limit approaching error correcting capability and hence have been used in many applications. This paper demonstrates a flexible Low Density Parity Check (LDPC) decoder which is an improve ment over other existing work on a general LDPC decoder. In this paper we have presented a fully flexible LDPC...
متن کامل